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ANALYSIS AND IMPLEMENTATION OF RIPPLE CURRENT CANCELLATION 
TECHNIQUE FOR ELECTRONIC BALLASTS 
MARIUS G. MARITA 
ABSTRACT 
This thesis evaluates the effect of the Ripple Current Cancellation Technique on a 
particular Boost Power Factor Correction Converter of electronic ballasts for lighting 
industry. The design and analysis of a universal input 150-Watt boost power factor 
correction converter with the ripple current cancellation circuit is presented. In addition a 
simulation model is developed using Cadence-PSPICE and its results compared with the 
bench model. An EM1 filter designed for the 150-Watt boost with ripple current 
cancellation is described to satisfy the Federal Communication Commission (FCC) 
regulations. 
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CHAPTER I 
LITERATURE REVIEW 
1.1 Introduction 
The demand for more reliable and more compact electronic ballasts for lighting 
industry has increased in the past years. Companies and individuals spend a lot of their 
research on studying different topologies of switch-mode power supplies that can be 
implemented in electronic ballasts, making them more reliable and more compact. 
Power supplies are used in providing the load with a constant voltage, current, or 
power, while the input voltage and load resistance change. The topologies used for 
switch-mode conversion vary up to about seven different methods. Their effects on the 
load as well as the problems they cause on the input line are diverse. 
Most of the topologies used in switch-mode conversion provide the output with a 
constant voltage. This constant voltage has some ripple due to the converter storage 
components, and this causes problems for some applications. The output ripple is mostly 
controlled by the filter capacitor, which can be increased such that more ripple current 
will be bypassing the load through the capacitor. But the capacitor size increases as its 
capacitance value goes up and so does the size of the converter. 
Another problem occurs when the input current waveform drawn from the source 
is distorted due to the high frequency switching of the converter as well as the input 
capacitor. This causes the apparent power, which is unnecessary for the load to be high 
and causes the current drawn from the line to be distorted. 
Besides the distorted current waveform of the source, there is a lot of high 
frequency noise that is reflected back to the line, called conducted Electro-Magnetic 
Interference (EMI). One of the causes of this type of noise is due to the switching losses 
associated with the switch and the diode of the converter. When the switch or diode 
changes states from on to off or vice versa, this change cannot occur instantly and there 
are some losses associated with it. Forcing the switch to change states, or the diode to be 
turned on or off, require some transition time that is associated with power losses. This 
causes the high frequency noise reflected back to the line. 
EM1 filters are designed to reduce the noise level at the input of a converter to a 
value that is permitted by the regulatory agencies in charge. These EM1 filters while 
doing their job they take a lot of space and add to the weight of the converter, making the 
converter increase in size, weight, and they add to the overall cost. 
There is an increased interest from the industry to find ways to reduce the size of 
these filters while making the converters more reliable and more compact. A great deal 
of study had been made in reducing the ripple current caused by the inductor of the 
converter. The way to reduce the ripple is by adding a circuit that would generate a 
current that is of the same magnitude but opposite to the AC ripple current of the 
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inductor. Feeding this AC current to the output filter of the converter, will cancel out the 
AC ripple, and would leave the output with a constant DC required by the load [2], [3], 
[SI, [6 ] ,[7], [8], [l I]. Practically the ripple cannot be fully cancelled but only drastically 
reduced. Therefore the output filter capacitor will still have to remain but its size could 
be greatly reduced. Smaller ripple through the output filter would imply less AC current 
through the filter capacitor, and less ripple through the output load. A smaller ripple at 
the output would provide the feedback loop of the controller with a cleaner signal and 
this will eliminate some of the control problems associated with the output ripple. 
1.2 DC-to-DC Converter -Boost Topology 
More reliable power supplies are implemented today by means of switching 
power converters. These power converters are designed with two major goals. First they 
have to runat high efficiency so that the cost of the wasted energy due to conversion is 
low. Secondly, the wasted energy will generate heat that would imply adding heat sinks, 
causing to increase the size of circuit components. Other design criteria that results from 
the two previously mentioned factors are the cost, size, and weight of the converters [11. 
Linear electronics, which has been the only way to convert energy up until about 
1970’s was greatly reduced to less than 50% of the energy conversion methods used in 
today’s electronics [11. In linear electronics the conversion is being implemented by 
means of transformers that would either step up or down the voltage load while operating 
at constant 50 or 60 Hz frequency. Due to the low frequency, these transformers have big 
3 

size, which implies more energy dissipation and therefore higher costs, weight, and size 
of the overall system [l]. These factors make the linear electronics to be unpractical. 
The switch-mode power supplies are a more efficient way of converting power 
and they prove to be a lot more reliable. Advancement in microelectronics fabrication 
technology led to the development of computers, communication equipment, and 
consumer electronics which require regulated power supplies and in some cases, 
uninterrupted power supplies. 
Energy conservation has become a priority for keeping a clean environment and 
many industries, such as the lighting industry have adopted the use of higher efficiency 
converters aswell as lighting devices that give light while using less and less mount of 
energy. 
While many of the power converters are used to have as an input the AC lines of 
the power grid of the electric company and output a load, some can be used to work in 
reverse direction (like power generating farms, or solar panels, or photovoltaic cells) to 
put energy back into the lines [l]. 
The boost converter topology is used in this case to analyze the ripple current 
cancellation technique. A boost converter is shown in Figure 1.1 below. 
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Figure 1.1: Boost Converter Schematic Representation a) Boost Schematic b) Switch 
On c) Switch Off 
In a boost topology the output voltage is always greater than the input voltage [l], 
[25]. When the switch is on, the input supplies energy to the inductor and the output is 
isolated fiom the input (See Figure 1.1 b). When the switch is off the inductor is charged 
with energy and starts releasing it into the output along with the input supply voltage (See 
Figure 1.1 c). 
When the switch is on, the following two equations hold. 
The output voltage is also the voltage across the capacitor, v,. 
The governing state space system of equations is of the form: 
X I =  A - X +  B - UiY = C . X  + D - U  
5 
-- 
In the above equation, the state variable X consists of the inductor current and capacitor 
voltage, U is represented by the input voltage, A is the state matrice, B is a vector, Y 
represents the output voltage, C is the transposed matrix, and D represents the initial 
conditions. Substituting in the above equation, the state space equation becomes: 
The state space system of equations above describes the boost converter when the switch 
is on. 
When the switch is off the equations describing the system in Figure 1.ICare: 
The output voltage when switch is on is again equal to the voltage across the output 
capacitor. The state space equation describing the system in Figure 1.ICbecomes: 
Let D be the duty ratio that describes the converter on time, and the following 
matrices representing the system with the switch on (1) and off (2) as: 
A, ;["0 '1 ]
R - C  
6 
-- 
(1.8) 
(1.9) 
(1.10) 
(1 .1  1) 
c,= ( O  1) 

c, = ( O  1) 

Then the overall system coefficient factors over one period can be calculated after the 
following formulas [l], [21], [24]: 
A = A ,  * D + A 2 . ( 1 - D )  
B = Bl -D+B2 *(1- D)  
c=c,- D + C ,  - ( I -D)  
The resulting coefficientsthat describe the system in steady state become: 
(1.12) 

(1.13) 

(1.14) 

1-D 

A = 11:D (1.15)-
L?+ 	 1 '  
0 
(1.16) 

c = (0 
 1) (1.17) 
Once the coefficientsare calculated, solving for the steady state transfer function 
can be found fiom the following equation [l]: 
7 
(1.18) 
The system in steady state, with no feedback behaves after the following formula: 
(1.19) 
Simplifyingthe above equation results in the following equation that characterizes the 
system in continuous conduction mode: 
(1.20) 
Since D takes values between 0 and 1, the output voltage will always be greater than the 
input voltage, thus boost topology [I]. 
A quick modeling of the converter using small signal modeling method can be 
derived to obtain a control analysis. 
It has been shown in references [l], [21], and [24] that by adding a small 
perturbation to D, VOUt,iL, and vc,and assuming that Vi" stays constant, the following 
equation holds in describing a system such as the boost converter: 
y" (SIH ,  (s) = 4%-= c .[s .I -A]-' .[(A, -A , ) .  x+(B, -B2).yn]+(C, -c,) .x (1.21) 
d(s) 
In the above equation the terms <ut and d" represent the small perturbation added to the 
output and to the duty ratio, and x is a two rows and one column matrix that gives the 
average value of the iL and v, which represent the state variables. 
For the boost topology, the average values of the state variables are: 
8 

-- 1 vc = VOUl= v,, 
1-D 
( I  .22) 
The I in equation (1.21) represents the identity matrix. 
Now that all the terms fi-om equation (1.21) are defined, the calculation of the 
small signal model is possible. Substituting in the above Hp equation with all the terms 
and simplifying the equation, results in a second order system of the form: 
1 -. 1-D vu,- - - I ,  * s
L.C C (1.23)
2 1 1 
s +--~+-----(1-D)2
R - L  L - C  
A full calculation of the transfer function given by (1-23)is presented in appendix A of 
this thesis. 
The system above describes the boost transfer function controlled by a simple 
voltage feedback loop. The system has two underdamped poles (-R+jI) located in the left 
hand plane, and one zero which is in the right half plane of the real vs. imaginary plane. 
The system above is very difficult to control due to the zero situated on the right 
half plane and the poles that are very close to the imaginary axis. The gains of the 
controller cannot take high values because, as the gain increases, the poles tend to move 
towards the right half plane and this could also create stability problems. Therefore, the 
control feedback loop must be designed with small gains, which makes the system 
response to disturbances slow. 
The system above is very sensitive to input changes, as well as load disturbances, 
as these factors make the pole location to change. The control problem becomes more 
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difficult for this system at light loads [24]. Due to these factors, a more simplified system 
is desired. 
The best practice in eliminating these problems is by adding an inner current loop 
[24]. Due to this inner current loop, the poles of the system are overdamped, and 
therefore much easier to be controlled. This inner current loop is placing the pole due to 
the dynamics of the inductor far to the left of the origin so this pole can be practically 
eliminated. The pole due to the output capacitor that pretty much describes the system 
when the inner current loop is used is well under control by the voltage feedback loop. 
The poles in the current mode control are overdamped and this is also an important factor 
in making the system much easier to be controlled. Although this inner current loop ads 
slight complication to the design of the controller, it is necessary to ensure stability of the 
boost converter over a wide range of operation, from heavy loads to very light loads [24]. 
1.3 Power Factor Correction 
A way to measure the utilization of the source is by looking at the ratio between 
the real power P and the apparent power S [l], [24]. The term used in the industry today 

is called the Power Factor. 

This power factor (P.F.) is defined as: 

PP.F. = - (1.24)
S 
where 
(1-25) 
10 

For a pure resistor, the real power P is equal to the apparent power S and the power factor 
becomes I .  This is the best case for the utilization of the source. 
For a pure inductor, or a pure capacitor, the real power is 0, and the result of the 
power factor is 0 as well. This is the worst case for the utilization of the source [24]. 
The voltage seen by the source is a sinusoidal waveform of the form: 
V,(t) = VM-sin(w.t) (1.26) 
The current seen by the source as a Fourier series is: 
m 
i(t>= .sin(n-w.t+qj,,) (1-27) 
n=O 
The real power drawn from the source becomes: 
p = - .1 j~(t).i(t).d(cu‘t) (1.28) 
27r 

Substituting for the voltage and the current, the equation above becomes: 
(1.29) 
Simplifyingthe above equation it becomes: 
Carrying out the calculations of the above equation by applying orthogonality (the 
integral of the product of two different frequency components are individually zero), all 
terms cancel out except the fundamental component. Therefore the equation for power 
becomes: 
(1.31) 
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Carrying out the calculations of the above equation results in: 
(1.32) 
The above equation shows that only the fundamental current component contributes to 
the real power [24]. Hence the power factor becomes: 
(1.33) 
'1 rmsP.F. = -cos($bJ (1.34) 
',S 
Farther more the power factor can be broken down into two factors: 
& ,is the distortion factor that shows how much the utilization of the source is 
Irms 

reduced due to the higher harmonics that do not contribute to the power, and; 
cos(#),) ,is the displacement factor and shows how much the utilization of the source is 
reduced due to phase shift between the voltage and fundamental current [24]. 
Another way of measuring the utilization of the source is called the Total 
Harmonic Distortion. The total harmonic distortion THD is defined as the ratio between 
the sums of the rms of all the higher harmonics over the fundamental: 
(1.35) 
It is always desired that the total harmonic distortion be as smal as possible, and the 
power factor be as close to one as possible. 
One of the most popular methods of power factor correc ion used in lighting 
industry today is by means of controlling the operation of a boost converter in shaping 
12 

the input current waveform to obtain a high power factor. One of the controllers used in 
power factor correction using boost topology is an L-6562 control chip designed by 
STMicroelectronicsInc [131. This controller is designed to operate the boost converter in 
critical conduction mode, therefore increasing its efficiency due to zero current on 
switching. Figure 1.2 below shows the simplified version of the L-6562 chip principle of 
operation. 
Figure 1.2: Boost Converter Controlled by an L-6562 Chip Schematic Diagram 
. The L-6562 controller is designed to sense the boost current and turn on the 
switch of the converter when the current reaches zero value. The converter current 
waveform is shaped to be in phase with the input voltage waveform. This is achieved by 
means of using a fraction of the input voltage waveform k*IVin(t)l,and multiply it with a 
fraction of the output controlled voltage v,. The resultant value of the multiplier, Ipk(t),is 
then compared with the current sensed through the switch, Is(t). When the value of the 
13 

current sensed through the switch is equal to the value calculated by the L-6562 chip the 
chip turns off the switch. The switch stays off until the current through the inductor 
reaches zero value again [131. A typical current waveform resulted from the control of a 
boost converter using an L-6562 Power Factor Correction (PFC) chip is shown in Figure 
1.3 below. 
Figure 1.3: Current Waveform Generated by L-6562 Chip 
The resultant input current value is the sinusoidal shaped high fiequency ripple 
current of whose rms value is the average value of the peak seen in Figure 1.3 above. 
Although a high power factor (.99) can easily be achieved with this method, the input 
ripple needs to be eliminated such that Federal CommunicationCommission (FCC) 
restrictions for the maximum conducted noise back to the lines can be met. This is why 
an investigation of the methods for input as well as output ripple current cancellation is 
desired. 
14 

1.4 Ripple Current Cancellation Methods 
The results obtained from using power converters are great, yet there is more 
work to be done in improving the efficiency and reliability of these devices. One of the 
biggest problems associated with the power converters is the noise generated due to high 
switching frequency. The ripple current at the output or input of a converter creates 
filtering difficulties, EM1 noise, control issues, and output voltage ripple. 
Ripple current cancellationtechniques improve converter’s performance by 
greatly reducing the ripple current at the output and input of a converter as well as 
reducing its size and ultimately its cost [2],[3], [l 11. 
1.4.1 Output Ripple Current Cancellation 
One way of canceling out the ripple is presented in reference [2]. In this 
technique the authors propose a new method that would cancel out the current ripple and 
leave the output DC current clean. A buck converter is used in this case to demonstrate 
the effect of Ripple Current Cancellation Circuit (RCCC). Figure 1.4 below represents 
the buck converter along with the ripple current cancellation circuit in it. 
15 

CIIC, 
. 

Figure 1.4: Ripple Current Cancellation Circuit on a Buck Converter 
The technique presented in this paper injects current into the output that is of 
same magnitude but opposite in sign to the inductor AC current. Due to this injection, 
ideally the entire ripple current is cancelled and the remaining current is the DC required 
for the load. This technique allows the output filter to be designed with much smaller 
output capacitor and providing a cleaner control signal to the controller [2], [SI. The 
ripple current cancellation technique is applicable to other topologies as well such as the 
boost, flyback, and sepic [2]. The RCCC circuit is made up of an additional winding 
on the transformer along with an auxiliary inductor and a capacitor (See the grayed 
region of Figure 1.4). Inductor L2 is selected such that it will give the correct ripple 
current and will cancel out the output ripple. Capacitor C2 is selected so that it will bias 
itself to the value of the output voltage and will block any dc current fiom entering the 
circuit. 
The circuit is being analyzed to obtain the values for the inductors and 
transformer secondary. 
From Figure 1.4,the two inductors and the transformer are described by the 
following formulas: 
16 

Vpr; = v, -You,= L .-diLl 
I dt 
di, 
I/yec = N L, e­
dt 
By KVL: 
Assume that VQ charges up to Vout: 
VL2= Vout - vsec -Vour 
v =-vL2 Sec 
Voltage through the inductor L2 is also derived as: 
VL2= L, *- diL, 
dt 
Substituting (1.41) and (1.37) into (1.40) gives: 
Current i3 is N/1 *i2 and of opposite direction due to transformers properties. 
From (1.42): 
From (1.36): 
(1.36) 
(1.37) 
(1.38) 
(1.39) 
(1.40) 
(1.41) 
(1.42) 
(1-43) 
(1.44) 
(1.45) 
17 

The ripple free condition is that (1.43)+(1.44)+(1.45)=0, and that translates in: 
dit-di, +-di,+ +A=()
dt dt dt 
Substituting (1.45) into (1.44) gives: 
Substituting(1.47) into (1.43) gives: 
Substituting (1.49, (1.47), and (1-48) into (1.46) gives: 
Simplifying the above equation and rearranging it gives: 
LN 2 - N + 2 = 0  
L1 
(1.46) 
(1.47) 
(1.48) 
(1.49) 
(1.50) 
Equation (1.50) above is a second order equation that would give the following two 
solutions for N: 
(1.51) 
From equation (1.51) above solving for L2 gives: 
L2 =L,  - N . ( l - N )  (1.52) 
Equation (1-52)above shows that N can take values between 0 and 1. N can take two 
values based on equation (1.51). It is preferable to select the smallest value of N since 
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-- 
this will reduce the copper losses in the RCCC circuit and will also reduce the value of 
the inductor L2, as well as the ripple across capacitor C2 [2]. 
Given the circuit in Figure 1.4, without the ripple current cancellation circuit, its 
transfer function will be solved for next. 
By KCL, and using Laplace Transform: 
(1.53) 
VX 
- Vou,I (-
1 + s * c,,, +-)1 (1.54)
s - L ,  s - L, RL 
v, =You(-(1+s2.COu,- L ,  +s.-)L, 
RL (1.55) 
Solving for VoutI V, gives: 
(1.56) 
This equation can be rewritten as: 
1 
(1.57) 
This can easily be identified as a second order system of the form: 
2 
wn
G(s)= 
s2 + 2 * 6 . w n- s + w n2 
(1.58) 
In the above equation the system bandwidth and damping ratios are: 
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1 
= JE 
(1.59) 
The gain and phase of the transfer function from equation (1.58) is plotted in Figure 1.5 
below. 
-160 
Figure 1.5: Buck Output Filter Transfer Function Plot 
If the circuit in Figure 1.4 is analyzed with the ripple current cancellation circuit, 
then there are four storage components involved, and the transfer function can be 
calculated by applying the KCL on the circuit above. 
i L ,  + i 3  + i L ,  = iTo1al (1.60) 
The current through the inductors iL1, iL2, and current i3 are derived from the basic laws of 
circuits as: 
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- 
- 
- 
l4 = vx - vou/ 
s - L, 
(1.61) 
i, = -N iL, 
Substituting for iL2, i3 can be expressed as: 
(I .62) 
The total current iTotd is derived as: 
(1.63) 
From equation (1.60), substituting with the expression for the currents obtained, the 
equation becomes: 
Factoring out V,-V Out above gives: 
1 
( S  -COut + -)*(S2 - L 2  .c2 + S -c2R g  4- 1 ) .  S * L1 
vx -vout RL 
Vout s2 - L2 .C2 + s .C2 .RD + 1 + s2 - N 2  L1 .C2 -s2 .N .L, .C2 
(1.65) 
Farther simplifying the above equation gives: 
L
(s' -L, -Couf+s.--'-)-(s2 -L2-C,  +s-C, -R, +1) 
VI -VOUf RL 
L, *C,(N-1) 
(1.66) 
V*U, s2- L, -C,  + s -C2 R, + 1+ s2-N*
L
(s2- L ,  *Gout +s- - - ' - ) * (s~  -L2*C2+ s * C ,* R ,  +1) 
vx -vi),, RL (I .67) 
V * U t  s2-L, -C2+ s * C ,*R, +1+s2-L, - C , ( N 2-N) 
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-- 
Solving for V,Nout gives: 
$( s2 .4 .Cout + s .-). (s2 .L2 -C2 +s .C2 .RD + 1) + s 2 .  L2 .C2 + s .C2 .RD + I + s2  .4 .C2(N2 -N) 
vx RL (1.69) 
voui s2 . L 2 . C 2 + s . C 2  . R D + 1 + s 2  .$ .C2(N2  -N) 
(s 2 .4 . C ~ ~ ~ + ~ . - ~ . ~ ~ ~ . L ~ . C ~ + ~ . C ~ . R ~ + I ~ + ~ * . L ~ . C ~ + ~ . C ~ . R ~ + I + ~ ~ - ~4 . c , ( N ~ - N )  
vx RL (1.70) 
vout s 2 . L 2 . C 2 + s . C 2 . R D + l + s  2 . $ . C 2 ( N 2 - N )  
(s2.L,.Co,,f L, +S-C,.R,+I)+S~-L~-C~.N-(N-I) 
+s--+l).(s2-L,.C, 

vx - RL (1.71) 
V0"f S' - L ,  .C, + s - C , .R, +1+s2.L,.C,(N2-N) 
L 
v* -
(~2.L2.C2+~.C2.Ro+1)~(~2.L1.COu,+~.~+1)+~2~LI.C2.N.(N-1) 
RL (1.72) 
VO, ,  s2.L, .C,+ s.C,.R, + I  -s2 .L,  .C, .N .(I -N) 
The condition for ripple current cancellation is: 
L, = L, *N.( l -N)  (1.73) 
Based on this condition, and farther simplifying the equation (1.72), the transfer function 
for the system becomes: 
Ignoring the right hand component of the denominator in equation (1-74) due to its small 
contribution to the system behaviors, the remaining two second order equations in the 
denominator describe the system. The first equation on the left of the denominator is due 
to the converter output filter, and the second equation is due to the ripple current 
cancellation circuit (L2-(22). This indicates that the ripple current cancellation circuit can 
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be designed without affecting the operation of the conventional output filter [2]. The 
response of the system from (1.74) is plotted in Figure 1.6. 
100 
100 
Figure 1.6: Magnitude Plot of the System Described in (1.74). 
From Figure 1.6 it is noticed that the system described in (1.74) behaves as a 
fourth order system (rolls off at 80dB/dec). Due to RD,the damping resistance, this 
prevents the peak to occur below the break frequency preventing the system stability 
problems. As a result the ripple current cancellationcircuit reduces the ripple on the 
output of a buck converter without causing any stability problems, and without 
interferingwith the output filter of the system [2]. 
1.4.2 Input Ripple Cancellation Method 
While output ripple reduction can be achieved using the technique described 
above, input ripple reduction is also important. One of the input ripple reduction 
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techniques is described in reference [3]. This reference presents a method of input 
current ripple reduction based on coupled inductors technique. The method is 
implemented on a boost converter operating in discontinuous conduction mode. The 
direct result of input ripple cancellation is to reduce the converter size and weight. 
Boost topology is very popular in correcting the power factor of a circuit, as well 
as eliminating the diode reverse recovery [131. While achieving these benefits, the boost 
topology is well known of producing high input current content and electromagnetic 
interference effect. In order to prevent this from happening, the boost topology requires 
EM1 filters at the input that are large in size and increase the cost of the converter. 
i s w  
/ 
A 

1 
Figure 1.7: Boost Converter Topology 
In boost topology pictured in Figure 1.7 above, when switch S is closed the 
current through L1 is of the form: 
--.vs t (1.75)zL,slogel ­ -4 
When switch S is open, the current through L1 is defined as: 
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(1.76) 
In order for the system to run in discontinuous conduction mode, the current 
through L1 has to reach zero value and remain at that value for a given time. This implies 
that the inductor is fully de-energized. 
The proposed method to reduce the input ripple is very similar to the one shown 
in Figure 1.4 and presented in reference [2]. This method as well has a capacitor in series 
with an inductor both connected in parallel with the switch S. In this topology the 
voltage across the capacitor is assumed to be constant. 
I q; 
iL1 

Figure 1.8: Boost Converter with Ripple Free Circuit 
Figure 1.8 above shows the boost converter with its additional circuit to reduce 
the ripple. The additional circuit for ripple free condition is crossed selected. When the 
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system runs in discontinuous conduction mode, the inductor current goes through three 
stages over one period [3]. 
Stage 1, when the switch S is on, allows the current iL1 to increase. Voltage 
across L1 is V,, and the voltage across L2 is V,, which is charged up to V,. 
Stage 2 is when the switch S is off and now the inductor L1 starts releasing 
energy. At this stage the voltage across LI is (V, -V,) and the voltage across L2 is (V,-
V,) which is also equal to (V,-V,). 
In stage 3, both the diode and the switch are off, and the current path is through 
capacitor C, and inductor L2. This path maintains the capacitor C, charged to V, 
therefore making the voltage across the two inductors to be zero. 
The voltage across the two inductors, L1 and L2 is the same for all three stages 
discussed above. This allows the inductors to be built on the same core, therefore 
reducing the amount of material needed for built-up [3]. 
If both inductors are built on the same core, their voltage is described by the 
following formulas: 
(1.78) 
diL2 di,
v,,2= L, -- dt + L M  '7 (1.79) 
Where LM is the mutual inductance and is defined as: 
LM = k - J L i L ,  (1.80) 
When the switch is on the input-current ripple-free condition is that LM=LZ. 
When the switch is off (stage 2), the ripple-fiee condition is derived to be again LM=L2. 
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When in stage 3, the current is zero for L1 and L2. Therefore the ripple-free condition 
becomes: 
L, = L ,  
= L, 
(1.81) 
Equation (1.81) is the ripple free condition for the topology described in reference 
[3]. This technique allows the circuit to have good EM1 performance. 
While second technique is designed to provide ripple free condition at the input of 
the converter, the first technique shows how to reduce the ripple output on a buck 
converter. Both techniques are made out of the same circuit components such us 
capacitor and inductor. While the second technique provides ripple free based on 
equation (1.81) which implies mutual inductance, first technique provides “zero ripple” 
by means of inductor selection based on equation (1.52). 
1.5 EM1 Filtering 
Switch Mode Power Supplies (SMPS) are frequently used in today’s technology. 
One of the reasons why these converters have become so popular is because they run at 
very high efficiency therefore eliminating losses. Another important factor in making the 
SMPS popular nowadays is their size, which is considerablyreduced due to high 
fiequency operation. 
27 

While the benefits of using the SMPS are obvious from the above statements, this 
method of power supply comes with its disadvantages. One of the disadvantages of 
SMPS is that they are a source of noise that is reflected back to the supply lines and 
radiated to other electronic products in the vicinity. The cause of this noise is due to the 
switching components that makeup the power supply. These switching components are 
used to transfer the desired energy to the load. Due to high frequency operation of these 
components and the high potential across these switching devices noise is generated. 
Regulatory agencies like FCC provide standards of how much noise can be allowed to 
reflect back into the lines. Due to these limitations the noise is being suppressed to meet 
the regulatory agencies requirements by means of shielding for radiated, and filtering for 
conducted noise [l]. 
Conducted type noise will be dealt with in this thesis. The conducted noise is 
measured using Line Impedance Stabilization Network (LISN), a system that looks like 
L1 Phase  
E 

4C Power Source 
U 

T 

50uH 
._______._______-__-_______( 
Figure 1.9: LISN Representation 
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System in Figure 1.9 above represents a functional equivalent circuit of the LISN. 
The noise level coming from the equipment under test (EUT) is measured across the two 
resistors R, and R2. At low frequencies,the circuit in Figure 1.9behaves as it would 
have the capacitors open and the inductors shorted, therefore the low frequency noise 
would be reflected back to the line through the L1 and L2 inductors [26], [27], [28], [30]. 
At high frequencies the inductors become open and the capacitors shorted thereforethe 
noise level is passing through the 50 Ohms resistors. The high frequency schematicof 
the LISN is shown in Figure 1.10 below. 
Phase I-
Figure 1.10: High Frequency Schematic Representation of the LISN Circuit 
One of the 50 Ohms resistors is located in the spectrum analyzer that collects the 
noise level and plots the noise across a range of frequencies. The other resistor is added 
to the LISN as a BNC 50 Ohm impedance connector. The spectrum analyzer will run in 
most cases over a range of fiequencies from 9kHz to 30MHz for European regulatory 
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agencies, and 450kHz to 30MHz for the U.S. regulatory agencies. The magnitude of the 
noise level will be plotted in frequency domain over the frequency range established by 
the regulatory agencies. Due to significant differences in noise level recorded, the 
voltage level is plotted in dBpV (decibels micro volts) and is calculated after the 
following formula: 
V RdBpV = 20 - log(-),
1* pv 
(1.82) 
Where VRis the voltage across one of the resistors in the LISN circuit [30]. By plotting 
the values recorded by the Spectrum Analyzer using formula (1.82), this allows a wide 
range of values to be seen on the same plot. For example, by using the above formula a 
voltage value of 10 microvolts gives 20dBpV while 10,000 microvolts gives SOdBpV, 
and 1Volt gives 120dBpV. 
The noise level seen across one of the resistors of the LISN is the high frequency 
current signal reflected back to the line. Due to the LISN circuit, the path of the high 
frequency current flows through the two LISN resistors and this allows the Spectrum 
Analyzer to read the noise level over the high frequency range 1261, [30]. It is mandatory 
that the electronic systems produced by any company around the world to be able to pass 
the requirements of the regulatory agencies where the product is being sold. As the 
specificationsfor the maximum allowed level of high frequency current becomes smaller 
and smaller, the electronics manufacturers fight harder and harder to make an electronic 
system pass these requirements. In designing the printed circuit boards of the electronic 
products, the manufacturer is forced to follow special design rules that would prevent the 
generation of the high fiequency noise. Even when the special design rules are closely 
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followed, the high frequency noise is being generated and reflected back to the line. 
Many times this noise level is higher than the regulatory agencies maximum allowable 
level. Therefore the electronics manufacturers are forced to come up with additional 
filters that would suppress the noise level to a level that would be acceptable by the 
regulatory agencies. Figure 1.11 below shows some of the regulatory agencies 
requirements for the maximum allowed noise reflected back to the line [26]. 
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Figure 1.11: Regulatory Agencies Maximum Allowable Noise Level 
The current reflected back to the lines generates the noise measured on one of the 
two LISN resistors. This noise comes in two flavors. Differential mode noise, marked as 
Id,,.,, is the equal flow of current that flows in opposite direction along a pair of conductors 
(Line and Neutral). Common mode noise, labeled as IC,,,, flows in the same direction in a 
pair of conductors like the line and neutral seen in Figure 1.9 above and returns into the 
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ground path. Differentialmode current is caused due to the circuit design methods and 
can be simulated using circuit ideal elements [30]. The common mode currents do not 
appear on the circuit schematic diagram and are caused by the parasitic inductors and 
capacitors that form due to circuit layout. The regulatory agencies requirements make a 
system with only picofarads stray capacitance,and nanohenriesstray inductanceto 
produce a common mode noise with a magnitude above the limit [30]. 
Common mode noise can be measured by clamping the phase and neutral wires 
together with a magnetic current probe like it is shown in Figure 1.12 below. 
Magnetic Current Probe 
Phase 
E 

W
1 
klll Ground T 
+ 
Figure 1.12: Common Mode Current Measurement 
The differential mode current flows through phase and returns into the neutral 
path such that the magnetic field generated by this current is cancelled out. The common 
mode current flows in the same direction on both phase and neutral wires and returns to 
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ground. Therefore the magnetic field generated into the current probe will be of pure 
common mode type [301, 
The differential mode current can also be measured by applying the same 
canceling technique used in Figure 1.12,but in this case one of the wires will loop around 
the outer wall of the magnetic current probe first and then return back through it, so that 
the magnetic field generated by the common mode current will be equal in magnitude but 
of opposite direction and the total magnetic flux left will be that of the differential mode 
current. 
Filters are used to reduce the magnitude of the common as well as the differential 
mode currents reflected back to the line. The performanceof a filter is measured based 
on the attenuation, which is the ratio of noise voltage at the load with and without the 
filter, expressed in decibels. The filter is designed in such a way that it will produce an 
impedancemismatch at the fiequencies where the magnitude of the noise is above the 
required limits. 
Figure 1.13: Filter Representation 
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Figure 1.13represents a typical filter that is applied between the source of noise 
Vsource,and LISN resistor R2. The maximum power of the signal generated from the 
source is transmitted to the LISN resistor R2 when the magnitude of the source and the 
load impedance are equal. The filter introduced between the source and load will have 
the impedance much larger or much smaller than the source of the LISN load R2. In 
Figure 1.13, ZS is typically an inductor with impedance much greater than the source (R1) 
at the frequencies of concern. The parallel impedance Zp is in general a capacitor that 
would provide low impedance at frequenciesof concern and therefore provide a close 
path for the high frequency current, other than through LISN resistor R2. A typical 
schematic representation of traditional filter used for Electro-Magnetic Interference 
(EMI) suppression is shown in Figure 1.14 [26], [27], [30]. 
Line L1 Line 
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Figure 1.14: A Typical Traditional EM1 Filter Codiguration 
The EM1 filter shown in Figure 1.14above is made out of four capacitors and one 
common mode inductor. The caps used for the input filter should meet certain 
specificationsdue to regulatory agencies regulations. The X type capacitors should be 
E 

U 

T 
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the special class X suppressioncapacitors and their specific design should be able to 
stand very high pulse voltages that can be caused by lightning in overhead cables or 
switching surges in neighboring equipment. Based on the peak pulse voltage they can 
handle, the X type capacitors are divided into three categories according to EN-132400 
European standards. The XI type can handle a peak voltage from 2.5 kV and up to 4kV. 
The X, type caps can handle a peak voltage up to 2.5kV and the X3 caps can handle a 
peak pulse voltage of up to 1.2kV. The X type capacitors are used in places where their 
failure will not result in an electrical shock. The Y type capacitors are used in places 
where their failure could result in a dangerous electrical shock. Their mechanical and 
electrical characteristicsprevent them from failing short-circuit. The value of these 
capacitors is limited based on the different safety regulations. The specifications for 
domestic and industrial applications of the maximum allowed ground leakage current at 
120V line input is 5 milliamps and therefore the maximum allowed Y-cap value is 
limited by this factor. The Y type capacitors are used to bypass the high frequency noise 
from flowing into the earth. They also ensure that the amplitude of the common mode 
noise will be equal on both lines (Line and Neutral) [26], [27], [28], [30]. 
The phasing of the common mode inductor prevents the saturation of the core at 
low frequencies (50-60 Hz) and due to its arrangement the inductance at these 
fiequencies cancels out [26], [27], [30]. The common mode inductor can be represented 
as it is shown in Figure 1.15 below. 
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Figure 1.15: Common Mode Inductor Representation 
The common mode inductor is made out of an ideal transformer and energy 
storing components such as C, -Winding Capacitance, CP+-Capacitance between the 
primary and the secondary winding, L1- Leakage Inductance measured with the 
secondary winding shorted, and L2 -Mutual Inductance (energy stored in the core). The 
ideal transformer turns ratio is typically 1 to 1 for the common mode inductors. This 
arrangement allows the high frequency noise to be attenuated before it reaches the LISN 
50 Ohms resistance. By using the arrangement shown in Figure 1.14 the filter attenuates 
both the common and differential mode noise. Common mode noise filter derived fkom 
Figure 1.15 is showr, in Figure 1.16 below [30]. 
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LISN Common Mode Filter 
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Figure 1.16: Common Mode Filter Representation 
The Y type capacitors are adding together for the common mode filter, and the 
mutual as well as leakage inductance are both contributing to the noise attenuation. 
Differential mode filter derived fiom Figure 1.15 is shown in Figure 1.17 below [30]. 
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Figure 1.17: Differential Mode Filter Representation 
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For the differential mode filter both Y type capacitors add to the Cd, while only 
the leakage inductance is part of the filter. 
The problem with the traditional filter from Figure 1.15 is that it contributes 
significantly to the cost of the overall system, and adds considerable weight due to the 
common mode inductor. For systems where the predominant noise generated back to the 
line is of differential type, a new filter topology is proposed. 
1.6 Motivation and Objectives 
In this thesis the analysis, design, and implementationof the ripple current 
cancellation circuit on a boost power factor correction converter is presented. A 150-
Watt boost PFC converter is designed based on the L-6562 control chip from 
STMicroelectronicsInc. Then the RCCC circuit is implemented on the boost such that 
the input ripple current is drastically reduced. A simulation of the 150-Watt boost PFC 
with RCCC is implemented. The results obtained from the simulation model are 
compared with the results obtained from the bench model implemented in the lab. A cost 
comparison between the RCCC method and the traditional filtering method is presented 
along with the EM1 results obtained from the bench model. 
Chapter 2 describes the design of the critical conduction mode boost PFC 
controlled by the L-6562 chip from STMicroelectronics. In addition, this chapter 
presents the analysis and implementation of the RCCC method on the 150-Watt boost 
PFC operated in critical conduction mode. 
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Chapter 3 presents the simulation and experimental results of the 150-Watt boost 
PFC with RCCC implemented on it. 
Chapter 4 presents the comparison between a traditional filtering method and the 
RCCC method applied on the 150-Watt boost PFC, and cost analysis of both methods. 
The thesis conclusion is described in chapter 5 with a short summary of the work 
presented in this thesis along with possible future work related to this topic. 
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CHAPTER I1 

RIPPLE CURRENT CANCELLATION CIRCUIT 

2.1 Introduction 
The use of the ripple current cancellation circuit has been investigated on a buck 
converter by the researchers at GE Global Research Center [2]. In this study it is desired 
to investigatethe ripple current cancellation method at the input of a boost converter 
running in critical conduction mode. To provide a full understanding of this topology, 
the design of a 150-Watt boost power factor correction circuit is described next. Then the 
ripple current cancellationmethod is being discussed along with its application to the 
boost power factor correction circuit. 
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2.2 Design of a 150-Watt Universal Input Boost PFC Circuit 
A universal 150-Watt boost PFC is to be design and controlled using the L-6562 
IC chip. The boost is designed such that it can be run from a wide input range starting 
from 120 Vac up to 277 Vac. This wide range will make the input be practically 
universal, and would satisfy the input requirements of the European as well asNorth 
American standards. To be more accurate, the range of the input voltage is extended to 
be between 108 and 305 Volts, due to the power lines voltage variations. Since the 
topology used is Boost, this means that the voltage obtained at the output would be of 
greater or equal value with the input bus voltage [11. Taking the maximum of the input 
range voltage vinM,(,~)=305v this gives a maximum magnitude of: 
Based on the VinMm obtained above, a value of 450 Volts at the output of the boost PFC 
converter is desired. This would give an output resistance of: 
2 
R - ‘Out = 1350QOUt 
P O U t  
Based on the design requirements obtained, the output current value will be: 
I 
out 
=-	‘Out = 333mA (2.3)
R out 
Based on the above calculations the following design requirements were set to build the 
150-Wattboost PFC. 
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Table I: Summary of the Design Requirements 
i lnput Output Mtnimum 
1 Voltage 1 
! Min 1 Max Power j Voltage 1 Power 	 . Load Frequency 1 Current , Resistance
1 108V 1 305V 90%- I 450V j 150 W I O333A :I350 Ohms' 25kHz 
Once these requirements are specified, the converter design can be started. 
The calculations were done based on the AN-966 application note from 
STMicroelectronics[131. A Mathcad file was developed for designing the 150-Watt PFC 
and is available for viewing in Appendix B. 
The peak current through the inductor is calculated as follows: 
The converter is designed to runat variable frequency due to the L-6562 chip, but 
the minimum frequency of the switching has to be set above 14 kHz due to the L-6562 
chip design. Another factor to be considered when deciding the minimum operating 
frequency of the boost converter is the audio signal that the human ear can hear. It is a 
design practice that in order to eliminate the audible noise caused by the switching 
devices as much as possible, the converter will be designed to run above 20 kHz. In this 
applicationthe minimum switching frequency is set for 25 kHz. 
Based on the assumptions made and the design requirements the inductor value 
can be calculated according to the following formula: 
Substitutingwith the values obtained above, the inductor value turns out to be L=463pH. 
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Now that the value of the inductor is known, selecting the core material as well as 
the wire type and calculating the number of turns and the air gap becomes possible. The 
method used for selecting the core type is called the Core Geometry method shorted as 
K, [22]. Based on this method the K, is calculated from the following two formulas: 
K ,  = k * -
w,as2 
t 
Where: 
p - resistivity of the conductor used in windings (pcopper=l.724*lo*(-6) Q*cm) 
B, -maximum flux density of the material 
P,, -copper losses that are estimated at -1% of input power 
W,- winding area of the bobbin 
s -cross sectional area of the core 
t -bobbin average length of turns. 
Based on the K, method the closest value obtained was with a core type 
E25/13/11 from Ferroxcube Inc. Using the K, method will allow the selection of core 
that would best utilize the available winding area while ensuring the minimum core size 
that would satisfy the given requirements [22]. 
Once the core type and bobbin is selected, the winding of turns becomes possible. 
The total number of turns needed to get the desired inductance is obtained fi-omthe 
following formula: 
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The total number of turns required for the 150-Watt Boost converter was calculated at 87 
turns. 
The next step is to determine the wire type and it’s cross sectional area. Because 
of high switching frequency multiple Litz wire-type is being selected to reduce the 
copper losses as well as the skin and proximity effect. 
The cross sectional area of the wire is determined based on the following formula: 
A, = k - - 	w, 
N 
Where k is the winding factor (typically between .3 and 5). 
Once the cross sectional area of the wire is found, the diameter of the wire is calculated 
as: 
(2.10) 
The diameter of the wire allows the designer to select the type of wire that would fit in 
the window area available. For the 150-Watt Boost converter an AWG-38 Litz wire with 
15 strands was selected. 
The winding of the transformer was performed on a special winding machine. It 
is important while winding, that the tension in the wire is controlled so it will not exceed 
a certain limit that would damage the wire, while making sure that each layer is properly 
wound and aligned on the bobbin. Between each layer of windings a layer of insulated 
tape was wrapped around farther more protecting the windings from shorting each other 
in case of bare wire overlapping. 
Once completed, the two ends of the wire are terminated into two pins that would 
allow the connection of the inductor to the boost circuit. 
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Next step in the design is the grinding of the core to provide an air gap and finally 
set the actual value of the inductor. The air gap length, 1, can be estimated based on the 
following formula: 
. N 2  .SI, = ,u~ (2.11)
L 
Where po is the permeability of free space (PO= 4x1O-7H/ m). The value obtained can 
give a rough estimate of what the actual air gap length would be. 
The grinding is being performed typically on the middle leg of the “E” shaped 
core, since the cross sectional area is the greatest at that point. It is recommended to 
grind both sides of the E core, to uniformly distribute the fringing effect due to the 
magnetic flux lines in the air gap. 
For the 150-Watt boost inductor, two extra windings were added, one for the zero 
current detector needed for L-6562 chip to sense the zero current and supply the L-6562 
chip, and another for the ripple current cancellation circuit (RCCC). 
The switching device of the boost converter is typically selected so that it would 
withstand the current and voltage characteristicsof the system, while making sure that it 
can switch at much higher rate than what the maximum switching frequency is. Today’s 
technology provides a wide range of MOSFETs that can switch at very high frequencies 
with minimum amount of losses during on time and minimum transition time. For the 
150-Wattconverter of this application a MOSFET type STP12NM50N-Channel500 
Volts, 0.3 Ohms, and 12 Amps current from STMicroelectronics satisfied the design 
requirements. 
The boost diode is typically selected based on the current it can stand while 
forward biasing, and the maximum voltage potential from the anode to the cathode of the 
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diode while it is reverse biasing. For the boost design an SF-5406 ultra fast Avalanche 
sinterglass recovery diode from Vishay Semiconductors was selected. This diode 
withstands up to 600 Volts and an average current of 3 Amps based on its datasheet. 
The input capacitor was selected to stand the maximum voltage seen at the input and its 
value was as small as 0.22uF based on the AN-966 application. The output capacitor has 
to stand a 450 Volts for this application, and its value is selected such that the output 
voltage ripple will be limited to the maximum allowed [13]. For this application two 
series capacitors of 68uF value and a maximum voltage of 350 Volts each were added at 
the output of the boost. 
The controller was designed based on the application U-1089 ftom 
STMicroelectronics. A Mathcad file with the calculations of this controller is presented 
in Appendix C. 
2.3 Design of RCCC on the Boost Input 
The Boost converter described above was designed such that the ripple current 
cancellation technique can be implemented and its performance analyzed. The simplified 
diagram of the boost converter with the RCCC implemented on it is shown in Figure 2.1 
below. 
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--L
Figure 2.1: Boost Converter with the RCCC Circuit Implemented on it. 
According to this method as applied for the boost the input current seen by the 
line is the sum of the current going through the boost inductor Lbmst, and the current 
going through the RCCC and therefore through inductor L,,,. Due to the additional 
winding on the same core with the inductor Lboost, the current seen on the secondary of 
the transformer is the ripple current going through the Adding the currents 
together results in the ripple cancellation and the remaining current will be the average 
current generated by the gate drive. 
The auxiliary inductor of the RCCC circuit Laux,is selected such that the current 
would follow closely with the boost inductor current and its value would be determined 
by the following formula: 
L,, =N.(l-N)*L,,, (2.12) 
N is the ratio of the number of turns of the auxiliary over primary winding of the 

transformer. 

The auxiliary capacitor Cauxy
value is selected typically between 0.2 and 2 pF and can be 
estimated based on the formula: 
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(2.13) 
Where fripple is the converter switching frequency, and fBW is a value that is higher than 
the closed-loop bandwidth and can be estimated as the geometric mean between the 
bandwidth of the power converter and the converter ripple frequency [2]. 
The additional resistor RD seen in the RCCC is required to minimize the peaking 
from the La,, and Caux pole-pair. Because of the equivalent resistance of both La,, and 
C,x, this resistor is practically not required but it will be as part of the two storage 
devices. This resistor prevents the system to interfere with the bandwidth of the 
controller and avoids instability problems caused by OdB crossing of the peak [2]. The 
quality factor that is associated with the damping resistance is defined as: 
(2.14) 
The value of RDruns typically small and its estimated value can be calculated after the 
following formula: 
(2.15 )  
K is the quality factor, which typically is desired to be from 0.1 to 0.3. [2] 

With this in mind, the RCCC of the 150-Watt boost converter got the following values: 
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2.4 RCCC Principle of Operation 
The principle of operation of the ripple current cancellation circuit for the boost 
converter is similar with the buck converter. A schematic of the ripple cancellation 
circuit being implemented on a boost converter is shown in Figure 2.2 below. 
Figure 2.2: RCCC Schematics 
Figure 2.2 above shows the schematic representation of the ripple cancellation 
circuit implemented on a boost converter. Since the value of the input capacitor CI is 
small, this allows the minimum amount of voltage to be stored in the capacitor and from 
this it can be assumed that the same voltage seen at the line input and rectified by the 
diode bridge is applied on the input capacitor Ct. The value of the input capacitor is 
desired to be as small as possible such that the voltage seen by the L-6562 control chip 
from the input has a perfect absolute value of the input sinusoid [131. This allows the L­
6562 chip to control the boost in critical conduction mode and provide an excellent power 
factor correction. The boost controller works great without the input capacitor, but this 
allows the high frequency noise to be bypassed through the diode bridge across the input 
lines and this causes high EM1 noise. By keeping a small value capacitor at the input, 
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this prevents some of the high frequency noise to be sent to the line and deteriorating 
very little the power factor correction of the L-6562 control chip. The voltage V, in 
Figure 2.2 above is the voltage across the switch MOSFET of the boost. 
The current flowing through the boost over one switching period is represented in 
Figure 2.3 below. 
I Lpk 
0 
Figure 2.3: Boost Current Waveform over one Period 
When the switch is closed, the value of the voltage V, is zero (short circuit). Then the 
voltage applied across the inductor L1 becomes: 
vL -boost -Sw -closed = v," = L, . Ais -closed (2.16) 
"s -closed 
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When switch is closed the change in current occurs over the period Tonand the current 
changes from zero to I L ~ ~ :  
(2.17) 
The peak current, ILpk, through the inductor, based on the L-6562 chip design is defined 
as: 
(2.18) 
Where k represents scaled down factor of the input voltage, Vb(t) is the absolute value of 
the input voltage due to bridge rectifier, and Vcomp(t)is the feedback of the controlled and 
stepped down output voltage. Based on the above formula the peak of the input current 
takes the shape of the input voltage, which makes the L-6562 chip give a power factor 
close to 1. 
The on time can be defined as: 
(2.19) 
Then the inductor current while the switch is closed becomes: 
(2.20) 
Where t,l is defined over the range of: t,, E (0 :To,,]. 
Equation (2.20) above is a first order equation that has the vertical axis intercept at the 
origin, and its slope is defined as: 
(2.21). 
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Once the controller of L-6562 chip senses that the peak current value through the 
inductor has been reached, the switch is turned off immediately and the boost diode is 
conducting. 
When the switch is open, the voltage V, is the output voltage Voutof the boost 
desired to be 450V (assuming there are no losses across the boost diode). 
The voltage across the inductor when the switch is open becomes: 
(2.23) 
The change in current when the boost switch is open based on Figure 2.3 above is: 
(2.24) 
The off time can be defined as: 
(2.25) 
Then the inductor current while the switch is open becomes: 
The above equation describing the inductor current while the switch is open is a first 
order equation with the slope and y-axis intercept at: 
(2.27) 
The above equation holds for the period when the switch is open and that is: 
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tS2E (Ton :T,],where 
Now that the equations for the boost inductor current are defined, the current 
through the ripple cancellation circuit can be calculated. The voltage of the secondary 
winding that picks up the ac, and proper selection of the auxiliary inductor based on the 
formula below determine the current through the ripple cancellation circuit. 
L, = L, * N . ( l - N )  (2.29) 
The proper selection of the capacitor C2 of the ripple cancellation circuit makes 
the voltage across it to bias to the input voltage, and therefore this capacitor will block 
out any dc voltage from entering the circuit and show across the L2 inductor. This makes 
the current across the inductor L2 to be defined as: 
(2.30) 
In the above first order equations, the slopes and y intercepts are determined after the 
following formulas: 
(2.31) 
The above formulas give the current waveform in the ripple current cancellation circuit, 
which is pure AC. 
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The current seen through inductor Lz is reflected back to the primary winding of 
the transformer based on the following formulas: 
(2.32) 
The resulting total current seen at the source of the boost converter becomes: 
The resulting wavefonns of all currents defined in the equations above are plotted 
in Figure 2.4 below over one switching period. 
,4.375- I I 
.-2.472, -4.004 1004005 1.00401 1.00401s 
t l  T s[f 1) 
Figure 2.4: Plot of the Currents Over One Period 
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Figure 2.4 above shows the resulting waveforms of the currents plotted over one 
period, The total current seen at the input over one switching period is a pure DC 
current, which indicates that the ripple is fully cancelled out. 
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CHAPTER I11 

SIMULATION AND EXPERIMENTAL RESULTS 

3.1 Simulation Model 
A simulation model was developed based on the requirements obtained for the 
150-Wattboost converter. The simulation model was evaluated using Cadence -Allegro 
SPB 15.2 software previously known as PSpice. The boost PFC L-6562 chip model was 
developed in reference [161using Pspice software. The L-6562 model obtained was used 
to control the 150-Wattboost converter designed to evaluate the ripple cancellation 
circuit. In addition to the boost topology, the ripple cancellation circuit was implemented 
on the 150-Wattboost model and simulation results were obtained with it. 
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3.1.1 Schematic Diagram 
Simulation model of the 150-Wattboost PFC converter controlled based on the L­
6562 principle and the ripple current cancellation circuit is shown in Figure 3.1 bellow. 
E

i 
I 'I
I i-I! 
L X ­ 1 

. . .  
.:. ~ 
...... -
it&-
__ 
Figure 3.1: SimulationSchematic of the Cadence PSpice Model. 
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The schematic diagram of the simulation model is mainly divided into three parts: 
First there is the power side, which is basically all the electronic components that makeup 
the power converter, such as the bridge rectifier, input capacitor, boost inductor, 
MOSFETs, boost diode, output capacitor, and load resistance. Then there is the control 
part that makes the converter run according to L-6562 specifications. This part represents 
step down resistors for voltage input to the L-6562 chip and all the h c t i o n  blocks of the 
chip that allow transition mode operation of the boost converter while achieving a high 
power factor. These function blocks are made up of transistors, comparators, inverters, 
“AND” and “NAND” gates, a multiplier, and the gate drive circuit to turn on and off the 
MOSFETs. In addition a feedback controller made up of upper resistor of the output 
voltage divider and a capacitor in series with a resistor make up the feedback controller. 
Finally, there is the ripple current cancellation circuit that basically senses the current in 
the boost inductor and produces an ac current of the same magnitude as the boost current. 
The remaining current seen by the input source is the average current seen by the line 
with very small ripple. The ripple current cancellation circuit is made up of an additional 
winding on the boost inductor, along with an inductor and a capacitor. There is an 
additional resistor in the RCCC circuit that represents the equivalent series resistance of 
the inductor and the capacitor making up the RCCC. 
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3.1.2 Simulation Results 
Once the circuit simulation was implemented, the results of the system behavior 
at different points in the circuit were tested. For comparison, the simulation result of the 
system with no input filtering and without the RCCC is shown in Figure 3.2 below. 
Figure 3.2: Simulation Results of the Input Voltage vs. Input Current at 12OVacwithout 
RCCC 
Without any type of filtering the system input current waveform has a lot of ripple 
as it is shown in Figure 3.2. 
Then the RCCC circuit was added and the system was tested over a wide input 
voltage range. The simulation was tested with the input voltage being at 12OVac, 
lSOVac, 230Vac, and 277Vac and the results obtained are shown in Figures 3.3-3.6 
below. 
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Figure 3.3: Simulation Results of Input Current and Input Voltage at 12OVacwith RCCC 
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Figure 3.4: Simulation Results of Input Voltage and Input Current at 180Vac with 
RCCC 
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Figure 3.5: Simulation Results of Input Voltage and Input Current at 230Vac with 
RCCC 
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Figure 3.6: SimulationResults of Input Voltage and Input Current at 277Vac with 
RCCC 
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The four figures above represent the input current average that is seen at the input 
being cleaned out by the ripple current cancellation circuit, without affecting the power 
factor correction and total harmonic distortion. 
By comparing the results obtained for the input current without the RCCC with 
the results of the input current with RCCC, there is more than 90% cancellation of the 
ripple at the input when the RCCC circuit is on. 
The ripple current cancellation circuit does not affect the boost functionality and 
controllability. The current through the boost inductor remains the same rather there is a 
RCCC or not. 
The output voltage of the 150-Watt boost PFC is plotted at different input voltages next. 
20m 
Ioou 
-ou 
-1oou 
-280U 
>> 
-. . 
155ns ldms 165- 1 7 0 m  17515 1 9 m  195n5 
o U(U4:-)- U(U4:*) a t U(R14:2)- U(R1S:l) 
Time 
Figure 3.7: Simulation Results of Input Voltage and Output Voltage at 12OVac 
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Figure 3.8: Simulation Results of Input Voltage and Output Voltage at 18OVac 
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Figure 3.9: Simulation Results of Input Voltage and Output Vcltage at 230Vac 
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1 
Figure 3.10: Simulation Results of Input Voltage and Output Voltage at 277Vac 
The above plots represent the output voltage at four different input voltages. The 
results obtained are as expected. The output voltage has a dc value of 450Volts and a 
peak-to-peak ripple no greater than 40 Volts with frequency of twice the input frequency 
(120Hz). 
The RCCC circuit will develop an ac current that would provide ripple 
cancellation at the input of the converter. Simulation results of the boost current vs. 
RCCC current are shown at different values to show how the RCCC works. 
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Figure 3.11: Simulation Results of Boost Current and RCCC Current at 120Vac 
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Figure 3.12: Simulation Results of Boost Current and RCCC Current at 180Vac 
65 

- I  
, , 
, 
6.08 2 . M  
4.08 
2.08 -2.w 
e4 - 4 . a  
, , . . , - ,  . . . . 
....,.....L , . ....,..............................................................................................*..........,* . . . , . , , . . , , . , .... 
>: ,, ., #. . . , . , . . . , . . ' + . ,, .. ,. ,, ,, .. ., , . ... .,, ,.. ,.. ... .. .. 
-1 .0R -5.w 
1' 1p5 lbflms 16Sm 17- 1 7 5 w  1791 
0 I(L3) 0 I (L4)  
Tine 
Figure 3.13: SimulationResults of Boost Current and RCCC Current at 23OVac 
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Figure 3.14: SimulationResults of Boost Current and RCCC Current at 277Vac 
The above figures show how the RCCC develops the required ac current of same 
peak-to-peak magnitude as the boost current, therefore when added together these values 
would give a low ripple current at the input of the boost. 
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A close look at the boost current and ripple cancellation current can be observed 
by zooming in. Adding the input current to the boost current and ripple cancellation 
current gives a clear shot at how the RCCC works. 
i 3 a  2 4 4  
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Figure 3.15: SimulationResults of Boost, RCCC, and Input Currents at 120Vac 
3 
Figure 3.,16: SimulationResults of Boost, RCCC, and Input Currents at 180Vac 
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Figure 3.17: SimulationResults of Boost, RCCC, and Input Currents at 23OVac 
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Figure 3.18: SimulationResults of Boost, RCCC, and Input Currents at 277Vac 
The plots were taken by zooming in the boost, RCCC, and input currents at the 
peak of the waveform after the system reached steady state. A smaII ripple of the input 
current is still remaining due to the auxiliary inductor of the RCCC being off by a small 
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value in its inductance from the calculated one, and due to the auxiliary capacitor of the 
RCCC. 
3.2 Experimental Model 
The 150-Watt boost converter was built according to AN-966 application and the 
ripple cancellation circuit was implemented on it. The bench model obtained was tested 
and experimental results were obtained to verify the correct functionality of the converter 
with the ripple current cancellation circuit. 
3.2.1 Experiment Setup 
Circuit diagram shown in Figure 3.19 below represents the experimental setup of 
the 150-Wattboost PFC. 
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Figure 3.19: Experimental Set-up Diagram of the 150WattBoost Converter 
The values for the circuit components are listed in Table I1 below. 
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Table 11: Parts List of the 150Watt Boost Circuit Components 
3.2.2 Experimental Results 
The 150-Watt boost converter was built in the lab on a vector board. The 
response of the system was tested at different input voltages ranging fiom 105Vacto 
3OOVac and the response of the system was recorded in four situations. First, the boost 
PFC converter was tested without the input filtering and without the RCCC circuit. Then 
the RCCC was turned on and the results obtained were recorded. For a full comparison, 
the 150-Watt boost converter was tested with a traditional input filter and its response 
recorded in Table I11 below. 
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Table 111: Experimental Results of 150-Watt Boost PFC 
.!. L 
1 . 
- __ -..­
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Table above summarizes the performance of the 150Watt boost PFC in three 
different situations. First the boost was tested without any input filtering, and without the 
ripple cancellation circuit. Then the RCCC was turned on and the performance of the 
converter was recorded. Finally, an EM1 filter was added to the 150-Watts converter and 
its performance was recorded in table above. 
The system input current and input voltage waveform performance was recorded 
at four different input voltages. The performance of the bench model with the RCCC 
circuit connected was tested at 12OVac, 18OVac, 23OVac, and 277Vac input. 
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Figure 3.20: Experimental Results of Input Voltage and Input Currents at 12OVac 
- lOOmV=lAmp) 
- lOOmV=lAmp) 
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Figure 3.22: Experimental Results of Input Voltage and Input Currents at 230Vac (Ch2 
- 100mV=lAmp) 
Figure 3.23: Experimental Results of Input Voltage and Input Currents at 277Vac (Ch2 
- lOOmV=lAmp) 
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The output voltage was tested for its output voltage dc value and peak to peak 
ripple and is shown along with the input voltage at four different input voltages in 
Figures 3.24 to 3.27 below. 
t * 
L ­
. . . .  . . .  . . .  . . . .  . . . . .  . .  . i 
Figure 3.24: Experimental Results of Input Voltage and Output Voltage at 120Vac 
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Figure 3.25: Experimental Results of Input Voltage and Output Voltage at 180Vac 
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Figure 3.26: Experimental Results of Input Voltage and Output Voltage at 23OVac 
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Figure 3.27: Experimental Results of Input Voltage and Output Voltage at 277Vac 
The response of the system at different input voltages gives a 450 Volts output as 
expected with a small ripple at 120Hz (twice the input frequency). 
Waveforms of the currents through the RCCC circuit and through the boost inductor are 
shown in Figures 3.28 to 3.31 below. 
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Figure 3.28: Experimental Results of Boost and RCCC Currents at 12OVac 
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Figure 3.29: Experimental Results of Boost and RCCC Currents at 180Vac 
79 

Tek Stopped 4 Acqs 26 Apr 05  10  33 1 0  
l--l i i IT ' i ---I 
j 
4' 
Figure 3.30: Experimental Results of Boost and RCCC Currents at 23OVac 
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Figure 3.31: Experimental Results of Boost and RCCC Currents at 277Vac 
The boost current waveform is reflected on the ripple cancellationcircuit as a 
pure AC. 
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For a full comparison a closer look at the boost inductor current, along with the RCCC 
current, and the input current waveforms are shown in Figures 3.32 to 3.35 below. 
Tek Prevlew 
Vin=lZOVac 
Gh3 2.OA R Gh4 2 O k  R 
Figure 3.32: ExperimentalResults of Boost, RCCC, and Input Currents at 12OVac (Ch2 
- lOOmV=lAmp) 
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Figure 3.33: Experimental Results of Boost, RCCC, and Input Currents at 180Vac (Ch2 
- 1OOmV=lAmp) 
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Figure 3.34: Experimental Results of Boost, RCCC, and Input Currents at 230Vac (Ch2 
- 1OOmV=lAmp) 
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Figure 3.35: Experimental Results of Boost, RCCC, and Input Currents at 277Vac (Ch2 
- lOOmV=lAmp) 
The results obtained from the bench model are in agreement with the results 
obtained from the simulation model. 
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CHAPTER IV 

EM1 FILTERING WITH RCCC METHOD VS. TRADITIONAL FILTERING 

METHOD AND COST ANALYSIS 

In order to suppress the conducted EM1 such that the noise level will not exceed 
the maximum limits prescribed by the regulatory agencies, additional filtering is 
necessary at the input of a converter. The filtering technique used to obtain EM1 
suppression typically requires a few capacitors and common mode inductors depending 
on the amount of noise level conducted back to the line. 
A typical traditional filter commonlyused in the lighting industry for ballast designed for 
a 150-Watt load is shown in Figure 4.1 below. 
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In this filtering method typically there is a common mode inductor (L1) with two 
X type capacitors on both sides (Cxl & Cx2). In addition there is a Y type capacitor that 
connects the earth ground (Cyl). This type of filter would suppress both common mode 
as well as differential mode noise such that the ballast will pass the EM1requirements. 
The cost of the filter components evaluated based on the current market prices is shown 
in Table IV below. 
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Table IV: Cost of the Traditional Filtering Method 
No. Symbol Description 
1 Cxl EM1 Suppression 
Cap. X2 type 
2 cx2  EM1 Suppression 
cap  x2 tYPe 
3 L1 Common Mode 
Choke 
4 cy1 EM1 Suppression 
Cap. Y1 type 
Total Cost 
Value 
0.luF 
0.22uF 
13niH 
4700pF 
VendorPart 
Number 
B32922A2104M 
B32922A2224M 
LFZ28HO8 
B81123C1472M 
Vendor cost ($) 
Epcos $0.13 
Epcos $0.138 
Delta $0.31 
Epcos $0.12 
$0.698 
The electronic components that make the EM1 filter when the RCCC method is 
applied are shown in Figure 4.2 below. 
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Figure 4.2: Schematic Diagram of the 150-Watt Boost Converter with RCCC Circuit 
and Input Filter for EM1 Suppression. 
In order to make the 150-Wattboost PFC converter pass the EM1 test over the 
whole input voltage range when the RCCC method is used, a small common mode choke 
is added and an additional X type capacitor is placed between the line and neutral (Cx2). 
The cost of this filtering technique including the RCCC circuit is shown in Table V 
below. 
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Table V: Cost of the RCCC Filtering Method with EM1 Choke 
-
N O .  Symbol Description Value VendorPart Vendor 
Number 
1 w 1  Auxiliary Winding 10Turns N/A Delta 
on Boost Inductor 
2 Laux Auxiliary Inductor 43uH T-l611/N3 Epcos 
EP13 
3 Caux Auxiliary Capacitor 1uF B32592C3105K Epcos 
for RCCC 
-
5 L1 Common Mode 1OmH B82731-T2 132- Epcos 
Inductor A20 
6 cx2  EM1 Suppression 0.22uF B81123C1472h.1 Epcos 
Cap. XI type 
Total Cost 
cost ($) 
$0.01 
$0.20 
$0.133 
$0.21 
$0.138 
$0.691 
While the cost of both methods is approximately the same, the size of the input 
filter is greatly reduced when the RCCC method is used. 
The RCCC method helps suppressing the differential mode noise while doing very little 
in suppressing the common mode noise. The RCCC method is recommended for use 
where the differential mode noise is predominant. 
EM1 results of the 150-Watt converter with the RCCC are shown below. 
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Conducted EM1at 12OV with RCCC 
. . . . . . . . . . .  
. . " "  - .  
M 
Figure 4.3: EM1 Results of the System with RCCC at 120Vac (No EM1 Choke) 
Conducted EM1 18OV with RCCC 
Figure 4.4: EM1 Results of the System at 180Vac (EM1Choke added) 
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Conducted EM1230Vac with RCCC 
Figure 4.5: EM1 Results of the System at 23OVac (EM1 Choke Added) 
Conducted �MI 277 with RCCC 
Figure 4.6: EM1 Results of the System at 277Vac (EM1 Choke Added) 
For the input voltage of 120Vac there is no need for additional common mode 
inductor, and the system passes the EM1 requirements. The total cost of the RCCC 
method at 12OVac input is $0.323 that is less then half of what the cost of the traditional 
method would be. 
For comparison the results of the system without the RCCC method or any other 
additional filtering is shown at 12OVac and 277Vac 
Figure 4.7: EM1 Results of the System with No RCCC or Traditional Filter at 12OVac 
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Figure 4.8: EM1 Results of the System with No RCCC or Traditional Filter at 277Vac 
There is more than 20dBuV suppression due to RCCC at 12OVacfor low 
frequencies, and more than 25dBuV suppression when the common mode inductor is 
added at 277Vac input. 
The EM1 results of the system with the traditional filtering method for 120Vac 
and 277Vac input voltages are shown below. 
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Figure 4.9: EM1 Results of the System with Traditional Filter at 120Vac 
Figure 4.10: EM1 Results of the System with Traditional Filter at 277Vac 
While the traditional filtering method provides good margin over the entire 
.Frequencyrange, this design comes with a high inductance for the EM1 choke, which 
adds to the total weight of the EM1 filter. 
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The ripple current cancellation method helps suppress the noise level at a wide 
range of frequencies. EM1 results of the 150-Watt boost converter were taken at 
frequencies ranging from 9kHz to 30MHz with the RCCC on and without the RCCC. 
Table VI below summarizes the results obtained and the gain due to the RCCC. 
Table VI: EM1 Results of the 150Watt Boost with and without the RCCC 
I
I FrequencV {#z] 
i 9k 
i 20k
* 

1 
i 30k 

49k 

~~ 
Magnitude [dBuV) Gain 
No 	RCCC With RCCC {dBuV] 

85 90 -5 

105 100 5 

110 I 105 I 5 

120 115 5 

A plot of the results obtained in Table VI above is shown in Figure 4.1 1 below. 
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.- 
EM1Gain due to RCCC 
140 1 
I5 120 I 
%­a2 100 -No RCCC 
73
2 80 14-With RCCC 
S 
scn 60 
40 I 
Frequency (Hz) 
Figure 4.11: Conducted EM1 plot of the 150Watt Boost Performance with and without 
the RCCC circuit. 
The plot above shows the RCCC circuit contributing to the EM1 suppression in 
the frequency ranging up to 1MHz. The RCCC circuit gives best results in the fi-equency 
range of 60kHz to 8OOkHz where it gains an average of 1SdBuV improvement. Below 
this range there is only about SdBuV gain reduction due to RCCC circuit. Above the 
1MHz frequency range there is no gain reduction due to RCCC. 
A 4-lamp linear fluorescentballast was tested as well in the same way as the 150-
Watt boost PFC and the results were even better and are summarized in the table and plot 
shown bellow. 
95 

Table VII: EM1 Results of the 4 Lamp System with RCCC and Without the RCCC 
+No RCCC4 4  BallastRCCC gain Plot I&With RCCC 
140 
120 
20 
Figure 4.12: Conducted EM1 Plot of the 4-Lamp Linear Fluorescent Ballast 
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For the 4-H ballast the RCCC contributes with an average of 19.5dBuV gain 
reduction between lOOkHz to 3MHz frequency range. Below 1OOkHzthe results are 
mixed but the highest peak is 18dBuV smaller with the RCCC on at these frequencies. 
Overall the RCCC contributes to EM1 gain reduction between the frequency range 
of lOOkHz to 3MHz and this is where the filtering is the most difficult. 
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CHAPTER V 
CONCLUSION 
In this thesis a study of a particular ripple current cancellation technique was 
performed on a 150-Watt boost power factor correction circuit for electronic ballast. The 
150-Watt boost PFC converter was developed based on reference [13]. The ripple 
current cancellation method was implemented on the boost converter, and the boost 
performance was analyzed with the ripple current cancellation circuit on it. A simulation 
model of the 150-Wattboost PFC was developed in Cadence-PSpice software. The 
response of the simulation model was compared with the results obtained fiom a bench 
model designed in the lab. The response of both simulation as well as bench models 
were in agreement. Then an EM1 filter was added to the 150-Watt boost PFC, and its 
response and cost compared with a traditional filter of a typical 150-Watt boost of an 
electronic ballast. 
A farther investigation of the ripple current cancellation circuit can be performed 
on systems where the predominant noise at the input is of differential type. One such 
example is the 6-step inverter motor control method. A look at a cuk converter 
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implementedwith the RCCC method on both input and output filter is under 
investigation at GE-NELA Park location. 
The RCCC has proved to be efficient in canceling out the ripple current at the 
input of a boost PFC circuit. 
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APPENDIX A 

IDEAL BOOST MODELING 

A := 
-1 + D
0 
A := 
C:=[(O l ) . D + ( O  l ) . ( l - D ) ]  
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DC Analysis: 
Vout -1-.-­.-
Vin -1 + D 
The Small Signal Model of Boost Converter is: 
j:=G f:= I,IO..I O6 o(f) := 2-7c-1 s(f) :=j.o(f) 
-cIp(f) := [C(s.1- A)- '[(AI - A2).[ iL] + (B1 -n2)qn]+ (C1 - ) . (  iL). 
vC vc . 
Finding the Average Values of iL and Vc: 
iL and vc are the average value of the state variables: 
vc := Vout 
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In terms of the input Vin and D (duty ratio), the vc is equal to: 
vc := vin.- 1 
1 - D  
Inductor Average Current can be expressed as: 
Iout
IL := ­
1 - D  
Vout
Iout := -
R 
Now the calculation of the Small Signal Model is possible: 
Since B1=B2 and C1=C2 Hp becomes: 
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(s .1 - A)- := @ 
[(A - A2).[ k]] := A '  
L 
, 
A := 
8 
A := 
- 1  
@ := 
-(-1 + D) - 1  
-1 + D s.R.C+ 1 
-(-1 + D) 
det(@) := 
-1 + D s-R.C+ 1 
" 
det (@) := s 
L
*L.R.C + s . L  + R - 2.R.D + R.D 2 
R.C.L 
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HP := 
1 - D  S 
.1L
1 1 

R.L 
s + -.(1 - D)2]-L .vout - [s 2 + -. 1 s + -.(  - D)2]-C] 
L.C R.L L.C 
109 

APPENDIX B 
TRANSITIONAL MODE PFC L6562 BOOST INDUCTOR DESIGN 
DESIGN CHARACTERISTICS: 
Mains Voltage Range: 
08 .V Minimum Input Voltage 
Maximum Input Voltage 
Regulated DC Output Voltage: 
Rated Output Power: 
Minimum Switching Frequency: 
Maximum Output VoltageRipple: 
A V ~= 1 1 . 2 5 ~  Should be between 1 and 5% of the Output 
Maximum Overvoltage Admitted: Voltage 
Expected Efficiency: 
Input Power: 
P O
Pin := ­
77 Pin = 166.667W 
Maximum Mains RMS Current: 
Pin zrms := Irms = I S43A 
Virmsmin 
Rated Output Current: 
Io = 0.333A 
INPUT BRIDGE DESIGN: 
Select standard slow recovery, low-cost diodes. 

Factors to cosider: 1. Input Current, Irms 2. Maximum Peak mains Voltage 3. 

Thermal Data of the Diodes. 

INPUT CAPACITOR: 
High Frequency Ripple between 1 and 10% of the minimum rated Input Voltage: 
r := 0.05 Choose a value between 0.01 and 0.1. 
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Irms c .in := Cin = 1 . 8 1 9 ~10-6F 
2. E fsw .r. Virmsmin 
Higher Values of Cin will reduce the burden to the EM1 filter but cause the power 
factor and the harmonic contents of the mains current to worsen. 
Low Values of Cin Improve Power Factor and reduce Mains current distortion but 
requre heavier EM1 filtering and increased power dissipation in the input bridge. 
Right Choice up to the EE Designer. 
OUTPUT CAPACITOR: 
Depends on: 1. DC Output Voltage Vo 2. The Admitted Overvoltage DVovp 
3. The Output Power Pout and 4. The Desired Voltage Ripple DVo. 
f:= loo H~ f is twice the main frequency of the input votage. 
PO

Cout := 
4. zf Vo.AVO 
Gout = 2 . 3 5 8 ~10- 5  F Choose a value greater or equal 
to that of Cout. 
Select Cout greater than the one obtained above: 
Two 4 7 s  Electrolytic Caps, 250V each in series. 
Total RMS Ripple Current of the Capacitor is: 
Icrms( Virmsmax) :=J- 9.z Irms VO Icrms(virmsmax) = 1 . 5 7 2 ~  
ICrms = 1.572A 
BOOST INDUCTOR: 
The Inductance L is usually determined so that the minimum switching frequency is 
greater than tile maximum frequency of the internal starter, to ensure a correci 
Transitional Mode Operation. 
Maximum Peak Inductor Current will be: 
Assuming Unity Power Factor 8=0. 
w t  := 0 , O . O l  .. %? 
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- 4
L( Virrnsmin) = 9.246~10- 4 H  L( Virrnsrna) = 4 . 6 3 ~10 H 
Choose the Smallest L of the two obtained: 
L := if('( Virmsrninj > L( Virrnsrnmj L( Virrnsrnaxj3 L(Virmsrninj j 
L = 463.013 p H  Selected Value of L 
Minimum Frequency 
GUIDE : Use High Frequency Ferrite Gapped Core-Set With Bobbin for PFC applications. 
ESTIMATE THE CORE SIZE: 
These Values are taken from the Datasheet or 
From Measuring the Ie-magnetic path length, 
and Igap. Igap has to be at least 1% of Ie. 
Z 3
- 6  e m
K:=1410  .-.-
'gap H . A ~  
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-- 
To Calculate the Minimum Volume of the Core: 
2 3Volume := 4.K.L.Irms Volume = 2.247cm 
3VolumeofAct := 450Unrn3 VolumeofAct = 4.5cm 
DETERMINE THE WIRE SIZE AND NUMBER OF TURNS 
E := 
2 
1 
LPk 
2 
E=4.411x 10-3J Maximum Energy Stored 
in the Inductor 
2A ,  = 0.768cm Ae is the Efective Area of the Core 
:= 4.nlO- 7  	H Cross-Section 
rn 
L-'g*p
N ; =  N = 87.064 Number of Turnsl-PO.', 
Wire gauge selection is based on limiting the copper losses at an acceptablevalue: 
Litz wire or multiwire solutions are recommended due to high frequency 
Ripple (Rcu is increased by skin and proximity effects). 
Bobbin Average Length of Turns 
Based on Wire Size 
Rcu = 0.71uZ 
4P,, := ;.Irms 2.Rcu P,, = 2.262W Power Loss in the Inductor 
POWER MOSFET SELECTION: 
IQrrn~Virmsmmc):= 2.*.1rms./wIrms = 1.543A Vo = 450V 
'Qrms( 'irmsmm) = 0.769A 'Qrms( 'irmsmin) = 
'Qrms := d'Qrms( 'irmsmmc) ''Qrmd 'irmsmin) 9'Qrrnd 'irmsmm) 3 'Qrmx 'irmsmin)) 
~I Q = 1~S04A ~ 
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:= 1 . 7 . 0  Select this value from the MOSFET Datasheet @ lOOCR D S ~ ~  
PON = 3.843W Conduction Losses 
Switching Lossesoccur only at turn-off because of transition mode operation: 
S 
BOOST DIODE: 
A Fast RecoveryType should be Selected 
IDo := Io ID^ = 0.333A 
V*h:= 1.7v Rd := S.0 
2 
'Don := 'th.'Do 'RdIDrms 
P D ~= 1.858W 
L6561 BIASING CIRCUITRY: 
Pin 1 (INV): 
R11 is the Upper Output Voltage Divider 
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Pin 2 (COMP): 
The Feedback Compensation Network reduces the bandwidthso to avoid the attempt of 

the system to controlthe output voltage ripple (100-120Hz). 

This compensation can be achieved through a capacitor which provides a low frequency 

pole as well as high DC gain. Provide-60dB attenuationat 100Hz. 

R7 := 0.33 .R Resistance of Gate Circuit of the Mosfet, Pin 7 
1010-6 F 
'23 :=2.ffR7': 
'23 =4.823x 10-6F 
Pin 3 (MULT): 
To get a Sinusoidal Voltage Reference 
MaximumAccepted Value for MULT pin 
'irmsmin 
'MULTpkmin '= vMULTpkx' vMULTpkmin = 0.956v 
Virmsmx 
If Vxcspk>l,6 the calculationshould be repeatedwith Lower Vmultploc. 
Choose Lower Resistor Value: 
RI := ~2 . ( f i ' ~ i rmmax- vMuLTpk)  
RI = 2 . 0 6 4 ~106 R 
V M U L T ~ ~ X  
The values can be choosen to minimizethe current through R3, in the hundreds uA or less to 
minimize power dissipation. 
Pin 4 (CS): 
Choose a value smaller or equal to that of Rs. 
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PRs = 0.817W 
Make sure the Current above will not saturate the inductor at startup. 
Pin 5 (ZCD): 
m is the maximum main-to-auxiliary winding turn ratio: 
Can also use a resistor to limit the current to the pin to a maximum of 3mA. 
Pin 6 (GND): 
Pin 7 (GD): 
Able to drive a MOSFET with 400mA source and sink capabilities. 
Pin 8 (vcc): 
To start L6561,the voltage must exceed the start-up threshold (13V ma) .  Current not 
exceeding 4.5mA. 
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APPENDIX C 

L-6562 BOOST PFC CONTROLLER DESIGN 

PFC Converter Data: 
Multiplier Data: 
RlowInput Divider Gain: KP := KP=6.105x 
Rlow + Rup 
- 1.776.Vcomp
Large signal Multiplier Gain: KM(Vcomp) := 0.651. 1 
:= 4Error Amplifier Quiescent Point: vcomp 
Vcomp = 3.105 
dSmall Signal Multiplier Gain: km:=	-[KM(Vcomp).(Vcomp - 2.5)] 
d'comp 
km = 0.668 
j:=J--i f:=0.1,l.. 1000( o ( f )  := 2.x-f 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  
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Control to Output Transfer Function, Resistive Load: 
- .  
20.104 
- - .  
0.1 1 10 100 

f 

0.I 1 10 100 

f 

118 

Pole Location: p = 7.038Hz 
Compensated E/A Transfer Function (Resistive Load): 
High Frequency Gain: 
Zero : 
1 
p := 
71.Rg.Co 
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Open Loop Transfer Function: 
100 

20lodIF(f, 120)l) 50
-
20 lod I F( f, 180)I ) 
- .  
20log(1F(f,277)1) 
-50 
-100 

0.1 I 10 100 

f 

0.1 1 10 100 

f 

f := 1 . H z  
Crossover Frequency: fc(Vims) := Iroot( IF( f,Vims) I - 141  
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Feedback Network Implementation for Resistive Load: 
Equivalent Load Resistance: R7:=oVP.103.KQ 
40v 
2.5.VOutput Divider Lower Resistor: R .­
.- V o  - 2.5.V .Rl 
Series Feedback Capacitor: c3:= 
Z. 
1 
%.R72.7~
Series Feedback Resistor: RI1:"- 1 
2.x.Z.C3 
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